You're offline — cached pages and worlds still work
Drishti Innovations logo
Drishti Innovations

Intrinsic and Extrinsic Semiconductors and Energy Bands

Semiconductor Electronics: Intrinsic and Extrinsic Semiconductors and Energy Bands

Intrinsic and Extrinsic Semiconductors and Energy Bands

Intrinsic and Extrinsic Semiconductors and Energy Bands

What you'll learn

  • Classify materials by band gap into conductors, semiconductors, and insulators
  • Distinguish intrinsic semiconductors (pure Si/Ge) from extrinsic (doped) ones
  • Explain how n-type and p-type doping create majority and minority carriers
  • Draw and interpret energy band diagrams with correct Fermi level positions
  • Apply the mass action law np = n_i² to find minority carrier concentrations
  • Explain why semiconductor conductivity increases with temperature (opposite to metals)

Key concepts

Level 1 — Foundations

Classification by band gap

MaterialBand gap E_gExamples
Conductor0 (bands overlap)Cu, Al, Au
Semiconductor~0.1–2 eVSi (1.1 eV), Ge (0.7 eV)
Insulator> 5 eVDiamond (5.5 eV), SiO₂

Intrinsic semiconductor

  • Pure Si or Ge crystal; covalent bonding with 4 valence electrons
  • At 0 K: valence band full, conduction band empty → perfect insulator
  • At room temperature: thermal energy breaks some bonds → equal numbers of electrons (in CB) and holes (in VB)
  • n = p = n_i (intrinsic carrier concentration); for Si at 300 K: n_i ≈ 10¹⁰/cm³

Extrinsic semiconductors (doped)

  • n-type: doped with Group V atoms (P, As, Sb) → each donor atom gives one extra free electron; electrons are majority carriers, holes are minority carriers
  • p-type: doped with Group III atoms (B, Al, In) → each acceptor atom creates one hole; holes are majority carriers, electrons are minority carriers

Level 2 — JEE depth

Energy band diagram

                  ───────────────────  Conduction Band (CB)
                        ↑ E_g
                  ───────────────────  Valence Band (VB)

n-type: Fermi level (E_F) shifts UP towards CB
         Donor level just below CB

p-type: Fermi level (E_F) shifts DOWN towards VB
         Acceptor level just above VB

Intrinsic: E_F is at the middle of band gap (approximately)

Mass action law np=ni2n \cdot p = n_i^2 This holds in thermal equilibrium regardless of doping level.

  • n-type: n ≈ N_D (donor concentration), p = n_i²/N_D
  • p-type: p ≈ N_A (acceptor concentration), n = n_i²/N_A

Temperature dependence — semiconductor vs metal

  • Semiconductor: as T increases → more electron-hole pairs generated → more carriers → conductivity increases (resistivity decreases)
  • Metal: as T increases → more lattice vibrations → more scattering → conductivity decreases (resistivity increases)
  • This is the single most important conceptual distinction examiners test

Fermi level position

  • Intrinsic: E_F ≈ midgap
  • n-type (heavier doping): E_F moves closer to CB edge
  • p-type (heavier doping): E_F moves closer to VB edge
  • At very heavy doping (degenerate semiconductor): E_F can enter the band itself

Hall effect When current I flows in x-direction and magnetic field B is in z-direction, charge carriers deflect:

  • Hall voltage V_H = R_H × (IB/t) where R_H = 1/(ne) for n-type, −1/(pe) for p-type
  • Sign of V_H determines whether majority carriers are electrons (n-type) or holes (p-type)
  • Hall coefficient R_H = 1/ne for n-type semiconductors

JEE traps

  • n_i for Si ≠ n_i for Ge; Si has larger E_g → smaller n_i at same temperature
  • Mass action law: np = n_i² is NOT n + p = 2n_i (that's for intrinsic only)
  • At room temperature for doped semiconductor: n >> p (n-type) or p >> n (p-type) — the minority carrier concentration is tiny
  • Conductivity σ = neμ_e + peμ_h — both carriers contribute, but majority carrier dominates

Worked example

Doped silicon: find minority carrier concentration

Given: Si doped with phosphorus (donor), N_D = 10¹⁶/cm³
       n_i for Si at 300 K = 10¹⁰/cm³

Step 1: Find electron concentration (n-type, donor is majority)
n ≈ N_D = 10¹⁶/cm³  (since N_D >> n_i, donor atoms dominate)

Step 2: Apply mass action law to find hole concentration
np = n_i²
p = n_i²/n = (10¹⁰)²/(10¹⁶) = 10²⁰/10¹⁶ = 10⁴/cm³

Answer: Hole concentration p = 10⁴/cm³

Why n >> p: Each phosphorus atom donates one free electron to the crystal.
With 10¹⁶ donor atoms/cm³ adding 10¹⁶ electrons, against only 10¹⁰ thermally
generated pairs, donors completely dominate. The extra electrons also suppress
hole formation (mass action law keeps np = n_i² constant).

Metal vs semiconductor: resistivity vs temperature

Metal (e.g., copper):
- At 300 K: ρ ≈ 1.7 × 10⁻⁸ Ω·m
- At 600 K: ρ increases (roughly doubles) because lattice vibrations scatter electrons
- Mechanism: carrier count ~constant; scattering ↑ → mobility ↓ → resistivity ↑

Semiconductor (e.g., silicon):
- At 300 K: ρ ≈ 10³ Ω·m (intrinsic)
- At 600 K: ρ decreases dramatically (by many orders of magnitude)
- Mechanism: thermal energy generates exponentially more electron-hole pairs:
  n_i ∝ exp(−E_g/2kT) → carrier count ↑ faster than mobility ↓ → resistivity ↓

Practical consequence: A semiconductor thermistor can detect tiny temperature
changes; a metal resistor is used where stable, predictable resistance is needed.

Common mistakes

MistakeWhy it happensFix
Saying n + p = 2n_i for doped semiconductorConfusing intrinsic condition with mass action lawMass action law: np = n_i² always; n = p = n_i only for intrinsic (no doping)
Saying semiconductor resistance increases with temperatureApplying metal behaviour to semiconductorSemiconductor: more carriers at high T → resistance decreases
Forgetting minority carrier contributionFocusing only on majority carriersMinority carriers matter in diode reverse current and transistor base; always compute both n and p
Using Si n_i for Ge or vice versaNot noting the difference in band gapsSi E_g = 1.1 eV, n_i ≈ 10¹⁰/cm³; Ge E_g = 0.7 eV, n_i ≈ 10¹³/cm³ — Ge has far more intrinsic carriers

Quick check

  • Q1: Si is doped with boron at 10¹⁵/cm³. Find the electron concentration at 300 K (n_i = 10¹⁰/cm³).
  • Q2: An intrinsic semiconductor has E_g = 1.0 eV. Will it conduct better at 50°C or 100°C? Why?
  • Q3: How does the position of the Fermi level change when n-type doping concentration is increased?
  • Q4: Why is Ge preferred over Si for low-temperature devices but not for high-temperature ones?
  • Stretch: A semiconductor sample has n = 5 × 10¹⁵/cm³ and p = 2 × 10⁴/cm³. Calculate n_i and identify whether it is n-type or p-type. What is the approximate donor concentration?

NCERT Chapter 14 link: Chapter 14 "Semiconductor Electronics: Materials, Devices and Simple Circuits" — Sections 14.2 (classification and bands), 14.3 (intrinsic semiconductors), 14.4 (extrinsic semiconductors). The energy band diagrams in Figures 14.2–14.5 are essential for JEE MCQs on Fermi level position. NCERT Table 14.1 (comparisons) is a quick-revision tool.

Exam connections: JEE Main: conceptual MCQs on majority/minority carriers, mass action law numericals, temperature vs conductivity distinction, and Fermi level position. JEE Advanced: graph-based questions showing σ vs T for metals and semiconductors (requires interpreting exponential vs linear); occasionally Hall effect questions for carrier type identification. Energy band gap questions connecting E_g to the wavelength of light a semiconductor can detect (E_g = hc/λ_min).

Study strategy: Draw the energy band diagram for intrinsic, n-type, and p-type from memory at least five times. The Fermi level position is the single most JEE-tested concept in this section. For numericals, the mass action law is the key equation — every doped semiconductor problem starts with it. Understand the physical reason why conductivity trends differ between metals and semiconductors before memorising the statement.

Interactive Exploration Suggestions (Drishti Live Worlds)

  • Use the platform-native live simulation or PhET-style tool for this topic (Semiconductor simulation — visualise band filling, doping, and carrier generation with temperature slider).
  • Mirror / body / home activity: measure resistance of a graphite pencil at room temperature vs after gently warming it — observe the small change; contrast with a metal wire (negligible change) to appreciate the semiconductor temperature sensitivity.
  • Voice or text reflection with AI Mentor: explain to a parent why modern electronic devices use silicon and not copper or wood.

AI Mentor Prompts (Socratic, Board-Adaptive)

  • "Explain what a 'hole' is in a semiconductor to a Class 8 student, using a real example of people moving in a crowded bus or a market."
  • "What is one common mistake students make about how semiconductor conductivity changes with temperature, and how would you remember the correct answer?"
  • Stretch: "How does semiconductor band gap connect to solar cell design, LED light colour, or the type of light a photodetector can sense — and what does this mean for green energy?"

Gamification, Portfolio & Parent Visibility

  • Complete the core practice + one extension activity (photo, table, short reflection, or mini-project) for base XP + topic badge.
  • 5-7 day streak or family discussion note = multiplier + visible artifact in parent/principal dashboard.
  • Best real-world application stories (anonymised) featured on class or national leaderboard.

Robotics, STEM & Future Skills Bridges

  • One hands-on project: use an NTC thermistor (included in Drishti kit) to build a simple temperature sensor; measure resistance at 25°C, 40°C, 60°C — plot R vs T and observe exponential decrease.
  • Direct link to Future Skill track: AI Mastery (every AI chip is a semiconductor — understanding band gaps is foundational to chip design), Green Tech (solar cell efficiency is determined by semiconductor band gap matching the solar spectrum).
  • Coding extension: write a Python function that plots n_i(T) for Si and Ge on the same graph using the formula n_i ∝ T^(3/2) × exp(−E_g/2kT).

NEP 2020 & Full Education OS Alignment

This material emphasises experiential "learning by doing", competency (apply/create/analyse), vocational exposure, critical thinking, and multidisciplinary connections. Designed to feed live worlds, AI Mentor (with memory), gamification, robotics, parent analytics, and future skills — not just exam prep.

Portfolio Evidence Idea: Your photo/table/reflection/project + one sentence on "How this helps me in real life or a possible future path."

Open the Practice tab for aligned questions (easy/medium/hard + case-based) with full AI scaffolding.

See curriculum for cross-links and the full future-skills/robotics chapters.

Key Takeaways (TL;DR)

  • What you'll learn
  • Key concepts
  • Worked example
  • Common mistakes

Master this topic with Drishti OS

Get unlimited mock tests, AI-powered mentorship, and complete video courses when you join.

Start Free Practice